

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
6 May 2004 (06.05.2004)

PCT

(10) International Publication Number
WO 2004/038521 A1

(51) International Patent Classification⁷: G05B 19/045

(21) International Application Number:
PCT/EP2002/011903

(22) International Filing Date: 24 October 2002 (24.10.2002)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): TELECOM ITALIA S.P.A. [IT/IT]; Piazza degli Affari, 2, I-20123 Milano (IT).

(72) Inventors; and

(75) Inventors/Applicants (for US only): BRAGAGNINI, Andrea [IT/IT]; Telecom Italia S.p.A., Via Reiss Romoli, 274, I-10148 Torino (IT); TUROLLA, Maura [IT/IT]; Telecom Italia S.p.A., Via Reiss Romoli, 274, I-10148 Torino (IT).

(74) Agents: GIANNESI, Pier, Giovanni et al.; Pirelli S.p.A., Viale Sarca, 222, I-20126 Milan (IT).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GI, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PI, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GI, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A RECONFIGURABLE STATE MACHINE ARCHITECTURE AND RELATED METHOD OF EXECUTION



(57) Abstract: An architecture for a state machine (10) with a number of states of the machine, comprises a memory (14) having a set of addresses. The memory (14) is arranged to store at each of said addresses in the set the complete description of a respective one of said number of states of the machine (10).